

DGG OR DL PACKAGE

SCES020I-JULY 1995-REVISED NOVEMBER 2005

FEATURES

- Member of the Texas Instruments Widebus™ Family
- Operates From 1.65 V to 3.6 V
- Max t_{pd} of 3.6 ns at 3.3 V
- ±24-mA Output Drive at 3.3 V
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

DESCRIPTION/ORDERING INFORMATION

This 16-bit transparent D-type latch is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74ALVCH16373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. This device can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the buslines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components. OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

_	é	7	

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.

(TOP VIEW)								
1 0E		U _48	11LE					
1Q1	2	47						
1Q2		46	11D2					
GND		40						
	5							
1Q3	- T	44	1D3					
1Q4	6	43	1D4					
V _{CC}	7	42	V _{CC}					
1Q5	8	41	1D5					
1Q6	9	40	1D6					
GND	10	39] GND					
1Q7	11	38] 1D7					
1Q8	12	37] 1D8					
2Q1	13	36	2D1					
2Q2	14	35] 2D2					
GND	15	34] GND					
2Q3	16	33] 2D3					
2Q4	17	32	2D4					
V _{CC}	18	31] v _{cc}					
2Q5	19	30	2D5]					
2Q6	20	29] 2D6					
GND	21	28] GND					
2Q7	22	27] 2D7					
2Q8	23	26] 2D8					
2 <mark>0E</mark>	24	25] 2LE					


SCES020I-JULY 1995-REVISED NOVEMBER 2005



ORDERING INFORMATION

T _A	PACKAG	E ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	FBGA – GRD	Topo and real	SN74ALVCH16373GRDR	VH373		
	FBGA – ZRD (Pb-free)	Tape and reel	SN74ALVCH16373ZRDR			
		Tube	SN74ALVCH16373DL			
	SSOP - DL		SN74ALVCH16373DLR			
		Tape and reel	74ALVCH16373DLG4	– ALVCH16373		
–40°C to 85°C			74ALVCH16373DLRG4			
			SN74ALVCH16373DGGR			
	TSSOP – DGG	Tape and reel	74ALVCH16373DGGE4	ALVCH16373		
			74ALVCH16373DGGRG4			
	VFBGA – GQL	Topo and real	SN74ALVCH16373KR	N// 1070		
	VFBGA – ZQL (Pb-free)	Tape and reel	74ALVCH16373ZQLR	- VH373		

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



TERMINAL ASSIGNMENTS⁽¹⁾ (56-Ball GQL/ZQL Package)

	1	2	3	4	5	6
Α	1 0E	NC	NC	NC	NC	1LE
В	1Q2	1Q1	GND	GND	1D1	1D2
С	1Q4	1Q3	V _{CC}	V _{CC}	1D3	1D4
D	1Q6	1Q5	GND	GND	1D5	1D6
Е	1Q8	1Q7			1D7	1D8
F	2Q1	2Q2			2D2	2D1
G	2Q3	2Q4	GND	GND	2D4	2D3
н	2Q5	2Q6	V _{CC}	V _{CC}	2D6	2D5
J	2Q7	2Q8	GND	GND	2D8	2D7
к	2 <mark>0E</mark>	NC	NC	NC	NC	2LE

(1) NC - No internal connection

TERMINAL ASSIGNMENTS⁽¹⁾ (54-Ball GRD/ZRD Package)

	1	2	3	4	5	6
Α	1Q1	NC	1 0E	1LE	NC	1D1
В	1Q3	1Q2	NC	NC	1D2	1D3
С	1Q5	1Q4	V _{CC}	V _{CC}	1D4	1D5
D	1Q7	1Q6	GND	GND	1D6	1D7
Е	2Q1	1Q8	GND	GND	1D8	2D1
F	2Q3	2Q2	GND	GND	2D2	2D3
G	2Q5	2Q4	V _{CC}	V _{CC}	2D4	2D5
Н	2Q7	2Q6	NC	NC	2D6	2D7
L	2Q8	NC	2 <mark>0E</mark>	2LE	NC	2D8


(1) NC - No internal connection

	GRD OR ZRD PACKAGE (TOP VIEW)								
		1	2	3	4	5	6	_	
Α	$\left(\right)$	-	-	-	-	()	-		
В		-	-	-	-	\bigcirc	-		
С		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc		
D		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc		
Е		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc		
F		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc		
G		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc		
н		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc		
J	l	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc		
	\sim							_	


FUNCTION TABLE (EACH 8-BIT SECTION)

	INPUTS		OUTPUT
ŌĒ	LE	D	Q
L	Н	Н	н
L	Н	L	L
L	L	Х	Q ₀
н	Х	Х	Z

LOGIC DIAGRAM (POSITIVE LOGIC)



To Seven Other Channels



To Seven Other Channels

Pin numbers shown are for the DGG and DL packages.

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	4.6	V
VI	Input voltage range ⁽²⁾⁽³⁾		-0.5	V _{CC} + 0.5	V
Vo	Output voltage range ⁽²⁾⁽³⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current			±50	mA
	Continuous current through each V_{CC} or GND			±100	mA
		DGG package		70	
0	Package thermal impedance ⁽⁴⁾	DL package		63	
θ_{JA}		GQL/ZQL package		42	
		GRD/ZRD package		36	
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 4.6 V maximum.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

SCES020I-JULY 1995-REVISED NOVEMBER 2005



Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage		1.65	3.6	V
		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		
VIH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	
V _{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	
VI	Input voltage		0	V _{CC}	V
Vo	Output voltage		0	V _{CC}	V
		V _{CC} = 1.65 V		-4	
		V _{CC} = 2.3 V		-12	
ЮН	High-level output current	$V_{CC} = 2.7 V$		-12	mA
	$V_{IH} High-level input voltage V_{IH} High-level input voltage V_{IL} Low-level input voltage V_{I} Input voltage V_{O} Output voltage V_{O} V_{O} Output voltage V_{O} V_{O} V_{O} Output voltage V_{O} V_{O}$	$V_{CC} = 3 V$		-24	
		V _{CC} = 1.65 V		4	
	Level and a deal answer	V _{CC} = 2.3 V		12	mA
OL	Low-level output current	$V_{CC} = 2.7 V$		12	
	Low-level output current	V _{CC} = 3 V		24	
$\Delta t/\Delta v$	Input transition rise or fall rate	· · ·		10	ns/V
T _A	Operating free-air temperature		-40	85	°C

(1) All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCES020I-JULY 1995-REVISED NOVEMBER 2005

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP ⁽¹⁾	MAX	UNIT		
	I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} - 0.2				
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2				
	$I_{OH} = -6 \text{ mA}$	2.3 V	2				
V _{OH}		2.3 V	1.7		V		
	$I_{OH} = -12 \text{ mA}$	2.7 V	2.2				
IoH IoH		3 V	2.4				
	$I_{OH} = -24 \text{ mA}$	3 V	2				
	I _{OL} = 100 μA	1.65 V to 3.6 V		0.2			
	I _{OL} = 4 mA	1.65 V		0.45			
V _{OL}	I _{OL} = 6 mA	2.3 V		0.4	V		
	10 - 10 1	2.3 V		0.7			
	$I_{OL} = 12 \text{ mA}$	2.7 V		0.4			
	I _{OL} = 24 mA	3 V		0.55			
l _l	$V_{I} = V_{CC} \text{ or } GND$	3.6 V		±5	μA		
	V _I = 0.58 V	1.65 V	25				
	V _I = 1.07 V	1.65 V	-25				
	V _I = 0.7 V	2.3 V	45				
I _{I(hold)}	V _I = 1.7 V	2.3 V	-45		μA		
	V _I = 0.8 V	3 V	75				
	V ₁ = 2 V	3 V	-75				
	$V_{\rm I} = 0$ to 3.6 V ⁽²⁾	3.6 V		±500			
I _{oz}	$V_{O} = V_{CC}$ or GND	3.6 V		±10	μA		
I _{CC}	$V_{I} = V_{CC} \text{ or } GND$ $I_{O} = 0$	3.6 V		40	μA		
Δl _{CC}	One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND	3 V to 3.6 V		750	μA		
Control inputs		221/	3		pF		
C _i Data inputs	$-V_{I} = V_{CC} \text{ or } GND$	3.3 V	6	6			
C _o Outputs	$V_{O} = V_{CC}$ or GND	3.3 V	7		pF		

(1)

All typical values are at V_{CC} = 3.3 V, T_A = 25°C. This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to (2) another.

Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V _{CC} =	V _{CC} = 1.8 V MIN MAX		$\begin{array}{c} \mathrm{V_{CC}} = 2.5 \ \mathrm{V} \\ \pm \ 0.2 \ \mathrm{V} \end{array}$		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V	
		MIN			MAX	MIN	MAX	MIN	MAX	
tw	Pulse duration, LE high or low	(1)		3.3		3.3		3.3		ns
t _{su}	Setup time, data before LE \downarrow	(1)		1		1		1.1		ns
t _h	Hold time, data after LE \downarrow	(1)		1.5		1.7		1.4		ns

(1) This information was not available at the time of publication.

SCES020I-JULY 1995-REVISED NOVEMBER 2005

TEXAS INSTRUMENTS www.ti.com

Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	RAMETER FROM TO (INPUT) (OUTPUT)		V _{CC} = 1.8 V	V_{CC} = 2.5 V ± 0.2 V		V V _{CC} = 2.7 V		V_{CC} = 3.3 V ± 0.3 V		UNIT
	(INPUT)	(001F01)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
+	D	0	(1)	1	4.5		4.3	1.1	3.6	20
lpd	LE	Q	(1)	1	4.9		4.6	1	3.9	ns
t _{en}	OE	Q	(1)	1	6		5.7	1	4.7	ns
t _{dis}	ŌĒ	Q	(1)	1.2	5.1		4.5	1.4	4.1	ns

(1) This information was not available at the time of publication.

Operating Characteristics


 $T_A = 25^{\circ}C$

PARAMETER		TEST C	CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT	
C	Power dissipation	Outputs enabled	C = 50 pc	f = 10 MHz	(1)	19	22	۶Ē
C _{pd} c	capacitance	Outputs disabled	C _L = 50 pF,		(1)	4	5	рF

(1) This information was not available at the time of publication.

SCES020I-JULY 1995-REVISED NOVEMBER 2005


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT

TEST	S1
t _{pd}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

	INPUT		N	N	•	_	
V _{CC}	VI	t _r /t _f	V _M	V _{LOAD}	C∟	RL	V_{Δ}
1.8 V	V _{CC}	≤2 ns	V _{CC} /2	$2 \times V_{CC}$	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	V _{CC}	≤2 ns	V _{CC} /2	$2 \times V_{CC}$	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Ω = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

6-Aug-2007

PACKAGING INFORMATION

NTS

TEYAS

RUMEI

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74ALVCH16373DGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVCH16373DLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVCH16373DLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVCH16373GRDR	ACTIVE	BGA MI CROSTA R JUNI OR	GRD	54	1000	TBD	SNPB	Level-1-240C-UNLIM
74ALVCH16373GRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVCH16373ZQLR	ACTIVE	BGA MI CROSTA R JUNI OR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM
74ALVCH16373ZRDR	ACTIVE	BGA MI CROSTA R JUNI OR	ZRD	54	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM
SN74ALVCH16373DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVCH16373DL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVCH16373DLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVCH16373KR	NRND	BGA MI CROSTA R JUNI OR	GQL	56	1000	TBD	SNPB	Level-1-240C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM


Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TEXAS INSTRUMENTS www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74ALVCH16373GRDR	BGA MI CROSTA R JUNI OR	GRD	54	1000	330.0	16.4	5.8	8.3	1.55	8.0	16.0	Q1
74ALVCH16373ZQLR	BGA MI CROSTA R JUNI OR	ZQL	56	1000	330.0	16.4	4.8	7.3	1.45	8.0	16.0	Q1
74ALVCH16373ZRDR	BGA MI CROSTA R JUNI OR	ZRD	54	1000	330.0	16.4	5.8	8.3	1.55	8.0	16.0	Q1
SN74ALVCH16373DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	15.8	1.8	12.0	24.0	Q1
SN74ALVCH16373DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1
SN74ALVCH16373KR	BGA MI CROSTA R JUNI OR	GQL	56	1000	330.0	16.4	4.8	7.3	1.45	8.0	16.0	Q1



PACKAGE MATERIALS INFORMATION

11-Mar-2008




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74ALVCH16373GRDR	BGA MICROSTAR JUNIOR	GRD	54	1000	346.0	346.0	33.0
74ALVCH16373ZQLR	BGA MICROSTAR JUNIOR	ZQL	56	1000	346.0	346.0	33.0
74ALVCH16373ZRDR	BGA MICROSTAR JUNIOR	ZRD	54	1000	346.0	346.0	33.0
SN74ALVCH16373DGGR	TSSOP	DGG	48	2000	346.0	346.0	41.0
SN74ALVCH16373DLR	SSOP	DL	48	1000	346.0	346.0	49.0
SN74ALVCH16373KR	BGA MICROSTAR JUNIOR	GQL	56	1000	346.0	346.0	33.0

GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY




NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).



MECHANICAL DATA

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN

DL (R-PDSO-G**)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



GRD (R-PBGA-N54)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Falls within JEDEC MO-205 variation DD.

D. This package is tin-lead (SnPb). Refer to the 54 ZRD package (drawing 4204760) for lead-free.



ZRD (R-PBGA-N54)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Falls within JEDEC MO-205 variation DD.

D. This package is lead-free. Refer to the 54 GRD package (drawing 4204759) for tin-lead (SnPb).



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated